Non AMP

Isolated Via Violations

Thread starter gireeshkkm
Start date Apr 11, 2012

Status: Not open for further replies.

Apr 11, 2012

#1

G

gireeshkkm

Newbie level 4

Why we are fixing isolated via violations is ASIC design?

Status: Not open for further replies.

Similar threads

S
Tcd density drc violations
- Started by sudheer_1706
- Sep 24, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
S
DRC Violations. Please Help. Urgent.
- Started by sincplicity
- May 3, 2024
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
C
SETUP and HOLD Violations on same path in same corner
- Started by chevuturi
- Jan 18, 2024
- Replies: 8
ASIC Design Methodologies and Tools (Digital)
A
Timing violations after postRoute
- Started by Ashokb431
- Apr 4, 2023
- Replies: 5
ASIC Design Methodologies and Tools (Digital)
Is there a way to fix it with Net-delay through EDA to meet Hold violations?
- Started by Collang2
- Oct 5, 2023
- Replies: 1
ASIC Design Methodologies and Tools (Digital)