Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I guess capacitive coupled differential digital coded transmission with zero dc format like +- pulse sequence.
The critical point is have a voltage rise time greater than the maximum common mode voltage or isolation voltage rise or fall time. That is typical specified with a isolation voltage derating at higher isolation voltage frequencies.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
