[SOLVED] ISCAS combinational circuits required.

Status
Not open for further replies.
D

dhaval4987

Full Member level 3
Joined
Oct 17, 2009
Messages
161
Helped
12
Reputation
24
Reaction score
12
Trophy points
1,298
Location
AZ
Activity points
2,325
Hey all,

I specifically need combinational circuits verilog descriptions by ISCAS. All I find are sequential. Can anyone provide combinational circuits?
 

actually you dont

there are no library instances, all cells declared exist within verilog itself. read a verilog reference.
 

No, the functional description of gates is not declared in the verilog file for which i am looking for.

I think i will have to write it then.
 

gosh...

the functional description is the verilog language! find a good book and you will find out what the nand, buf, or, etc. means.

---------- Post added at 16:34 ---------- Previous post was at 16:29 ----------

search for verilog primitives and you will understand what i am talking about.
 

No snp, I think you misunderstood.

I know what XOR/And/Or is. But what I want to do is that I want to perform of static timing analysis of ISCAS85 benchmark circuits. And the timing tool nanotime does not understand the fucntions of these gates. to make it understand- I need those models. If not that- then I need Spice level descriptions of these combinational circuits.
 

you cant perform sta on those circuits because they havent been synthesized yet. those are not standard cells, those are verilog primitives.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…