Is wait statement syntehsizable in VHDL?

Status
Not open for further replies.
K

kalaiyarasan

Member level 1
Joined
Jun 30, 2010
Messages
33
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Location
hyderabad
Visit site
Activity points
1,454
In VHDL whether wait statement is synthesizable or not...
if it is partially synthesizable in which kind of statement it is synthesisable
 

wait statement

the following template for processes is also synthesisable:

Code: 
process
begin
  wait until rising_edge(clk);
  .....
end process;
 

Re: wait statement

It is not recommended coding practice to use wait statement for synthesis. use 'event attribute, that too for clock rising edge.

If you want to create a delay, then go for counter implementation with enable.
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…