It has been ages since i touched verilog. Can anyone help me remember if # sign can also be synthesized? I remember its used for delay like a = #1 b where it means assign b to a after 1 ns. Is that right?
I have got an RTL code now that has the # signs used in a statement a = #1 b;
Are there any particular scenarios where it is synthesizable?