is this a split radix FFT implementation????

Similar threads

• M

  FPGA implementation with xilinx zynq 7000 FPGA board

  • Started by mhezekiel
  • Jun 8, 2024
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  Map report remove most coregen blocks and designed this as Loadless

  • Started by antonkurka
  • Aug 24, 2024
  • Replies: 7

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  PLL implementation through FPGA

  • Started by sushl
  • Dec 6, 2023
  • Replies: 6

  PLD, SPLD, GAL, CPLD, FPGA Design
• E

  Which software is used today for logic synthesis? Any recommendation?

  • Started by electronicslab
  • Oct 27, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• E

  Is there anything that converts verilog to resistor, capacitor level design?

  • Started by electronicslab
  • Oct 27, 2024
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design