L_jack_xing
Junior Member level 2
- Joined
- Nov 16, 2013
- Messages
- 24
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 186
1% cross regulation really isn't feasible for flyback topology, unless you somehow get a transformer with extremely low ESR and leakage inductance. At that point it's likely more cost effective to use post regulation or another topology.
Transformer secondary winding resistance, Leakage inductance and diode voltage drops will affect the cross regulation. Below points are extreme condition for achieving 1% cross regulation.
1. Make secondary DC and AC resistance (Skin effect) extremely low as possible.
2. Make low leakage inductance.
3. Use low drop diode or use synchronous rectifier (MOSFET).
4. Use low ESR capacitor or connect more parallel capacitor.
5. Increase number of turns by 10 % or more without affecting the turn ratio.
6. Use continuous conduction flyback mode. It will improve the cross regulation.
7. Introduce a low value non polar capacitor in between positive (dot) terminals of secondary windings. It will improve the cross regulation at low current load.
I fear, the effort for making extra low leakage transformers might be even more expensive.Ponits 3,4 would increase cost so i can't use.
I fear, the effort for making extra low leakage transformers might be even more expensive.
In my view, LDO post regulators for the +/-13 V nodes could turn out as the best trade-off.
There are no LDO losses with unloaded outputs.furthermore ,it will reduse efficiency
There are no LDO losses with unloaded outputs.
Well, there is always a ground current from the housekeeping
(reference, error amp, etc.) circuitry. Trivial, perhaps, but
not "none". Some older bipolar "LDOs" of my acquaintance
were actually pretty hungry, and these were higher voltage
types like are being talked about. The CMOS LDOs/ULDOs
of more modern vintage are better, generally, but you have
to look at the numbers.
If your main output has such poor load regulation then something is wrong with your controller, you should investigate that first. It shouldn't be difficult to get load regulation much below 1% using simple PI control (assuming you're actually measuring the output voltage at the feedback point).I mean the main output load regulation must be 1% at any load condition.And the unregulated output in 10% load regulation is ok. I did a series of experiment ,stacked windings,multiple feedback,but they doean't work well.The load regulation of 13V output still over 3% and the 5V's regulation become worse.
The term LDO regulator is sometimes used quite "boundless". I think, a regulator that actually deserves the name can be expected to have considerably below 500 mV dropout at rated current, e.g. 100 or 200 mV. It's really misleading when regulators like LM1117 with > 1V dropout voltage are advertised as "LDO". From this viewpoint, the circuit in post #13 can't be designated a LDO, it has > 0.6 V droput at low load, continuously rising with increasing current.
A bipolar LDO must use a PNP series transistor, by nature of the circuit it causes a ground terminal current of Iload/B. That's slightly reducing LDO efficiency, but I still think it can be an option for auxilary outputs of a SMPS.
CMOS regulators can use a PMOS pass transistor and achieve nearly ideal LDO efficiency. Unfortunately they have usually restricted voltage range, e.g. 12V.
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?