Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Is there a need to define gated_clock?

Status
Not open for further replies.

irun2

Member level 2
Member level 2
Joined
Jan 20, 2008
Messages
49
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,701
Let's say a clock source is defined and it has to pass through a gating cell, Does the output the the gating cell need to be defined as generated clock?
 

tool will implicitly define generated clocks and we can also explicitly specify generated clocks..but we have to check that whether the master clock is specified correctly or not
 

No, you don't need to, unless you are using the gating cell to lower the frequency, in which case there may be some benefit in defining a generated clock.
 

yaa..main reason behind specifying generated clocks is, "by default CTS will not balance skew for exclude pins..so if we not specify the generated clocks, then tools treats that as exclude pin, and will not try to balance the skew"
 

yaa..main reason behind specifying generated clocks is, "by default CTS will not balance skew for exclude pins..so if we not specify the generated clocks, then tools treats that as exclude pin, and will not try to balance the skew"
This can't be correct. Think of of the automatic clock gating that is inserted by power compiler or RTL Compiler. You don't generated clocks added for those.
 
ya ok..thank you for giving clarification

---------- Post added at 12:56 ---------- Previous post was at 12:45 ----------

hey...i think there is no need to assign output as generated clock..because in case of gating, there will be no modifications in source clock(say frequency, phase) and mainly gated clock concept is to reduce the power consumption, and we are not generating any new clock source, so no need to assign a gated clock as generated clock
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top