is RTL coding different in ASIC than FPGA ?

[makanaky]

is RTL coding different in ASIC than FPGA ?

 

[FvM]

There are slightly different design rules, e.g. for gated clocks.

 

[dftrtl]

From RTL perspective I do not see any differences. But from implementation point of view you need to think in FPGA whether resources are present or not.

 

[mr_vasanth]

When you do ASIC design, you should ensure that you design is testable using DFT methodologies like SCAN BIST, MBIST and at speed test control if needed. This means that all flops reset and clock should be drivable with test reset and test clock during test mode. Normally we would be adding a test mux to mux between the test clock and functional clock before the clock is fed to a flop (or number of flops). This is not required in FPGA design.

Otherwise RTL coding is same for both.

 

[sakthikumaran87]

Hi FVM,

Can u pl elaborate the difference between gated clock coding between the two?