Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Assura is from cadence and does SoC physical verification. For signal integrity check out either signalStorm tool from cadence which does signal integrity check or primetimeSI from synopsys.
CeltIC Crosstalk Analyzer analyzes and fixes crosstalk-related functional and
timing problems in cell-based designs. It is seamlessly integrated with the
Cadence Encounter™ platform as the core analysis engine in the Encounter
signal integrity (SI) closure flow, guiding both SI prevention and repair. CeltIC
also works with non-Cadence place-and-route flows through standard interfaces
to static timing analysis and generates fixes for crosstalk-related problems.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
