Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is it right time to use PSL?

Status
Not open for further replies.
R

repac

Junior Member level 2
Junior Member level 2
Joined
May 31, 2001
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
87
Assertion base verification is the trend.
But, which language should we use?
PSL? or others?
It seems only cadence ncsim supports PSL dynamic simulation and few beta tools support PSL static formal verificatoin.
Should we integrate PSL into our verification flow now?
8O :?: :?:
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top