Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
nc_verilog produces a *.trn/*dsn set which is compatible with the old stand-alone SIGNALSCAN.
The method to activate it is to add an initial block to your test bench as follows:
initial
begin
$shm_open("SIMV_FILE_NAME");
$shm_probe("AS");
end
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
