Re: PLL jitter
The jitter requirements depend on the use of the clock.
If it is used as a clock for a full digital system, it is fine but if it is used as a clock to sample a signal with a high dynamic range ADC, the phase noise of the clock effect will be equivalent to sampling the input signals with an ideal clock, but all the input signals will have phase noise equal to the clock original phase noise, and that can corrupt the input signal completely, depending on the application.