I think the loading for input signal is incresed when the decoupling capacitor is added for the signal pad with exception to the power supply.
In the meanwhile, generally, the input capacitor of cmos circuit is large, if the addtional capacitor is used, the ESD level will be decrese with increased capacitor.
The reason is below,
little variation in input, and due to the large input capacitor, the acculated charge is larger. So, the discharge time is increased, the propability for damage of ESD is increased.
If the addtional capacitor is used for output pad, they will increase the loadding for the output buffer. So the larger power dissaption will be needed.