Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Investigating offset voltage of clocked comparator

Status
Not open for further replies.

snoop835

Advanced Member level 4
Full Member level 1
Joined
Feb 7, 2005
Messages
102
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Location
Penang, Malaysia
Activity points
1,371
Hi guys,

I have problems that puzzled me for quite some time. Attached is schematic for clocked comparator. Now I want to investigate the offset voltage of this type of comparator using HSPICE. Can somebody point out how can I simulate offset voltage for this comparator?

thanks in advance
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top