Hi,
anyone help for interview preparation, wat all are the area's i have to go through, and wat they ask for design engineer in vlsi, wat rae the subjects i have to cover.
Hi,
BASICS!!
This is the point you have to be strong at. Go through
0) HDLS (Strong design/verif skills)
1) FPGA Design flow (Flow chart).
2) Definations like Synthesis, CPLD, FPGA, P n R......
3) Tools that you have used.(Versions)
4) Projects that you have carried out. Very important
5) CMOS knowledge ( Basic)
6) (Power, AreA, Speed, Cost ) in FPGA lifecycle.
Hi,
BASICS!!
This is the point you have to be strong at. Go through
0) HDLS (Strong design/verif skills)
1) FPGA Design flow (Flow chart).
2) Definations like Synthesis, CPLD, FPGA, P n R......
3) Tools that you have used.(Versions)
4) Projects that you have carried out. Very important
5) CMOS knowledge ( Basic)
6) (Power, AreA, Speed, Cost ) in FPGA lifecycle.
Hi,
anyone help for interview preparation, wat all are the area's i have to go through, and wat they ask for design engineer in vlsi, wat rae the subjects i have to cover.
Thanks for your link. It's useful for our community.
Same material can be found at: **broken link removed**
I hope it's useful for you and you like it. Please continue sharing more information at this topic.
Best rgs!
you can also read the difference between synthesizable and non-synthesizable code, lint tools basics and use, clock domain crossing basics, FIFO, FSMs etc.