Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Inter-connection Cap v.s. Gate-source Cap

Status
Not open for further replies.

davyzhu

Advanced Member level 1
Advanced Member level 1
Joined
May 23, 2004
Messages
494
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Location
oriental
Activity points
4,436
Hello all,

I encounter a problem when I use a CMOS model (0.6um, China model) to simulate. My workmate use it to simulate asynchronous circuit. And I found the the calculation equation of the rise time do not include gate-source (or gate-drain) capacitor. I guess the Inter-connection (i.e. between two mos stage ) capacitor outweight gate-source (or gate-drain) capacitor, therefore the Cgs is neglected.

I remember the Cgs is about less than 1pF and how about the normal inter-connection capacitor in 0.6um?

The same question about the two capacitors in 0.18um and 0.13um?

Regards,

Davy Zhu
 

Interconnection capacitance is dependent the layout. It is not included in the mosfet model.
 

it's Cgs,the effect is heavy.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top