Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
Do you agree, that in the attached (LTspice and PNG) boost converter,
the input impedance of the error amplifier is 47k + 17500R_in_parallel_with_2500R?
this should be correct. You can also check this in your simulation by plotting the voltage at the cathode of D1 divided by the current towards the FB pin e.g. I(R4). Here you will see most likely some impact of the compensation network at higher frequencies. I haven't run your simulation.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.