Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Input gate capacitance

Status
Not open for further replies.

malind

Newbie level 3
Newbie level 3
Joined
Nov 7, 2005
Messages
4
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
1,366
How does the gate capacitance vary with a varying input voltage signal applied to the gate??

Cheers,
Malind
 

One does not make a capacitor, two is a party so which one is it, Cgs and Cgd? As far as I could recall the capacitance does not varies with voltage, it is tagged to the aspect ratio. However, maybe you should rather consider the effect of these capacitance at your frequency of interest.
 

Gate capacitance is a function of what region of operation the MOS is in-Accumulation, weak inversion or strong inversion. The cap is close to WLCox in accumulation, gradually decreases as the MOS enters weak inversion. From weak inversion to strong inversion there is a sharp increase. The cap value comes back close to WLCox.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top