inorder reception of TLP packets in FPGA while doing DMA

Status
Not open for further replies.

spman

Advanced Member level 4
Joined
Aug 15, 2010
Messages
113
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Visit site
Activity points
2,061
out of order reception of TLP packets in FPGA while doing DMA

Hi,

I have implemented PCI express core with DMA engine (XAPP1052) in a Virtex-6 FPGA. Everything in transmit section (FPGA to PC) is ok and I receive all of the transmitted data in PC software correctly. But there is a problem in receive engine of FPGA while doing DMA from computer to FPGA. After a lot of experiments finally I realized that sometimes TLP packets arrive in wrong order!! Does anyone else have this problem?! What should I do?

Thanks in advance.
 
Last edited:

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…