Non AMP

Initial is not synthesizable.. why?..

Thread starter kumar_eee
Start date Jan 3, 2006

Status: Not open for further replies.

Jan 27, 2006

#21

samcheetah

Advanced Member level 2

well then does altium provide nice calibrated delays???

Jan 27, 2006

#22

I

IBNobody

Junior Member level 1

You mean Altera and not Altium, right Sam?

They don't support #delay either.

- Nobody

Jan 27, 2006

#23

samcheetah

Advanced Member level 2

sorry, i meant altera. thanx for the correction IBNobody

Status: Not open for further replies.

Similar threads

Clock through fpga or not
- Started by neanton28
- Aug 16, 2024
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
B
Port is not connected when using top module
- Started by Boris.b
- Jan 22, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
Counter output not synchronized to clk
- Started by neanton28
- Jul 21, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
K
[Merged] Why it cannot be read by Design Compiler? (reading takes too long/stuck)
- Started by KYLI0418
- Nov 5, 2024
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design
[SOLVED] Why initialize large array in Verilog is not successfully
- Started by stackprogramer
- Oct 13, 2022
- Replies: 14
PLD, SPLD, GAL, CPLD, FPGA Design