Information about SERDES

Similar threads

• A question about AD7893

  • Started by fenglei
  • Jan 13, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  [SOLVED] Novice and Silly Questions about FPGA (1- Not technical, 2- Macro 3- Clock )

  • Started by stark43
  • Sep 23, 2022
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  Help about XNOR-Popcount on FPGA/Verilog

  • Started by Starchasm Nyx
  • Mar 26, 2022
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• C

  Where can I get information to implement a PLL programmable clock in virtex 5?

  • Started by Cesar0182
  • Sep 6, 2021
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• P

  Questions about logic mapping circuit graph

  • Started by promach
  • Jul 26, 2021
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design