Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Information about ADC LVOS

Status
Not open for further replies.

lijulia

Member level 3
Member level 3
Joined
Jan 5, 2003
Messages
57
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
468
ADC LVOS

anybody know about this? low voltage differential sigalling
 

Re: ADC LVOS

LVDS, low Voltage Differential Signaling.
Low-voltage differential signaling (LVDS) as the name suggests is a differential Interconnectivity standard.
It uses a low voltage swing of approximately 350 mV to communicate over a pair of traces on a PCB or cable.

LVDS uses high-speed analog circuit techniques to provide multigigabit data transfers on copper interconnects and is a generic interface standard for high-speed data transmission.
LVDS provides higher noise immunity than single-ended techniques, allowing for higher transmission speeds, smaller signal swings, lower power consumption, and less Electro-magnetic interference than single-ended signaling.

reference:
**broken link removed**
**broken link removed**


specs:
**broken link removed**


Please search more via google or others.

In video, LVDS is a bridge inbetween scaler output(TX) and panel driver input(RX).

Regards,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top