Info about pipelining and address translation in RTOS

Status
Not open for further replies.

vivek123

Newbie level 2
Joined
Nov 22, 2005
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,297
RTOS

hello,
can anybody tell me about pipelining and address translation in RTOS? Also about cache memories. Is memory management is same in RTOS as in Normal OS?
 

Re: RTOS

Hi

Big OS is using MMU hardware to manage memory or Memory Managment Unit

for handeling all memory access

All the best

Bobi
 

Re: RTOS

Pipelining is not done in RTOS. It is a hardware mechanism in the microprocessor architecture. For example, a ARM7 has a 3 stage pipeline with Fetch, Decode and Execute. The ARM9 has 4 stage pipeline with Fetch, Decode, Stall and Execute.

There are many schemes in Cache Management such as Direct-Mapped, Fully-Associative, and Set-Associative.

There are many schemes in Memory Management such as MESI, MSI, simple write-through, write-back and snooping for memory on a local bus. If you have distributed memory system, the schemes involve more complex schemes.

Memory management is more complex in the normal PC or workstations because of the higher layers built on top of the kernel require more sophisticated access.
Memory management employed by RTOS for an embedded system is more standard or minimum because the aim is to use the least amount of memory and also to reduce complexity in order to provide real-time processing, and also to minimise power consumption on battery-operated system.

RTOS has reduced or basic functionalities of an OS such as Windows, Linux, Solaris, and MacOS.

Examples of RTOS are eLinux, eCOS, FreeRTOS, VxWorks, Symbian, WindowsCE, PalmOS, Integrity, NucleusPlus, and many more in the market.

RTOS in general should contain a basic kernel that includes:
1. Task/Process Scheduling (such as Rate Monotonic or Deadline Monotonic)
2. Memory Management
3. Cache Management

Depending on the manufacturer, there are different RTOS in the market, which vary in additional layers built on top of a basic kernel, but still termed RTOS as long as it fulfills real-time processing that is defined for the supported microprocessor.

This real-time benchmark is regulated by an industrial consortium of computer hardware and software manufacturers that independently verfies that the RTOS meet the demands and standards to be officially labeled RTOS.
 

Re: RTOS `1

Hi

1-You can find information about (Piplinning , cach managment , MMU) in
"Computer Architecture A Quantitive Apreoch" for Hennesy and patterson

2-In RTS it's preferable to avoid cach in order to make the system response time predictable.
some systems use a something between like MAM Memory Aceleration Module in LPC of Philips

Salam
Hossam Alzomor
www.i-g.org
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…