Inductor layout in Virtuoso layout (IC51)

Similar threads

• M

  transistor Edit Object properties are not same for schematic and layout in Virtuoso IC617 - or - How to match the "bulk" type in schematic and layout?

  • Started by ma.edaboard91
  • Nov 29, 2024
  • Replies: 4

  Analog Integrated Circuit (IC) Design, Layout and more
• B

  [SOLVED] Current mirror common centroid transistors layout matching

  • Started by ben1122
  • Thursday at 2:36 PM
  • Replies: 4

  Analog Integrated Circuit (IC) Design, Layout and more
• S

  calibre lvs port in layout are not recognised issue

  • Started by saeru cheon
  • Sep 30, 2024
  • Replies: 1

  Analog Integrated Circuit (IC) Design, Layout and more
• H

  [SOLVED] minimum distance between 2 transistor in layout

  • Started by Henry98
  • Aug 2, 2024
  • Replies: 1

  Analog Integrated Circuit (IC) Design, Layout and more
• R

  How to speed up routing for big networks in virtuoso Layout GXL?

  • Started by RuihW
  • Mar 8, 2024
  • Replies: 0

  Analog Integrated Circuit (IC) Design, Layout and more