Increasing performance at the same time reducing power consumption

Similar threads

• L

  setup violation in slow corner and hold violation in fast corner in the same path

  • Started by linlinlin38
  • Sep 29, 2024
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)
• I

  measure the waveform value at particular instant of time in hspice

  • Started by im_pam
  • Feb 16, 2024
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• C

  SETUP and HOLD Violations on same path in same corner

  • Started by chevuturi
  • Jan 18, 2024
  • Replies: 8

  ASIC Design Methodologies and Tools (Digital)
• C

  [SOLVED] Power stripe violation near the macro boundary

  • Started by Chenxin Jiang
  • Apr 20, 2024
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)
• M

  What is the meaning of this block in Cadence Virtuoso? My first time designing a layout, and this pops up randomly. (DIFFCON)

  • Started by mahesh_namboodiri
  • Sep 20, 2024
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)