Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Incorrect VCD File generated by VCS

Status
Not open for further replies.

Tulika8002

Newbie level 2
Newbie level 2
Joined
Jan 31, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
I am using the NDM model for pattern validations. I am generating the VCD file through VCS by command tsbsim. but file generated is not correct even though the simulation is completed without any error or any warning. it is generating some patterns like shown below.

0^"
?]"
?J"
?f!
0U!
?T!
0I!
?H!
0=!
?<!
?*!
?v
?d
?S

It shows error at the stage where it starts with "?" and exit while comparing the patterns.
Please help me if to find the reason why it happens. If any-one faced the same issue please help me to debugg.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top