Include file into a verilog-A code

Status
Not open for further replies.

hosseineslahi7

Junior Member level 1
Joined
Apr 4, 2018
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
246
Hi,
I am trying to call or include some files into a specific verilog-A code. Each file encompasses a set of instructions. I used 'include (filename.include) in my code but this code cannot be compiled in AWR simulator. Could you please tell me how a file (verilog-A code) cqn be included in another file in order for new file to be compiled?

yours sincerely
Hossein
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…