Implementing C Designs in Hardware - a tutorial

Similar threads

• Y

  Unsynchronized Crossing Reported by Spyglass CDC in a Sync FIFO

  • Started by yuexplore
  • Aug 28, 2024
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• L

  setup violation in slow corner and hold violation in fast corner in the same path

  • Started by linlinlin38
  • Sep 29, 2024
  • Replies: 6

  ASIC Design Methodologies and Tools (Digital)
• T

  How to create a differential clock in dc_compiler

  • Started by TonyLS
  • Feb 9, 2024
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• M

  What is the meaning of this block in Cadence Virtuoso? My first time designing a layout, and this pops up randomly. (DIFFCON)

  • Started by mahesh_namboodiri
  • Sep 20, 2024
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• Clock edge mixing in scan compression

  • Started by Mak444
  • Saturday at 1:29 PM
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)