implemantation hierachy in ise xilinx

Status
Not open for further replies.
M

mailan

Newbie level 6
Joined
Jun 11, 2013
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
91
what to do if the simulation hierarchy files are similar to that of the implementation?.,i believe that there should be no testbench file in implementation hierarchy,.,thank you,.


-tstbnch_fifo (tstbnch_fifo.v)
-TOPFIFO - top_fifo (top_fifo.v)
submodules
 

Don't know if you figured this out on your own, but in ISE you have to specify what your top level module you're implementing is, so you can include the simulation files in your file hierarchy. I think you have to add them if you use ISIM (which I haven't used as I use Modelsim). I've noticed some of the example designs from Xilinx have the design plus testbench files included in the hierarchy.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…