illegal weak connection warning in layout

Status
Not open for further replies.
J

Junus2012

Advanced Member level 5
Joined
Jan 9, 2012
Messages
1,552
Helped
47
Reputation
98
Reaction score
53
Trophy points
1,328
Location
Italy
Activity points
15,235
Hello,
I am designing serial shift register, I have noticed after the 16 bit length the Cadence "Check against Source" in Layout GXL tool give me connectivity warning about illegal week connection.
However my design passed successfully the DRC and the LVS and the post layout simulation is running perfectly.

But I am not sure if this warning is harmful or I can live with it

Please see the attached image, I have traced one of the weak connection

Best Regards
 

Sort by date Sort by votes
Some kits flag connections made through poly or diffusions as "weak". Whether they add much "weakness" to a near minimum width transistor's drive, is a question that the flag is meant to focus you on.

Weak connection through psub or nwell for supplies would be bad. 10 ohms of silicided poly jumper might be a good layout trade if it removes a met2 routing blockage in a std cell. In that case representing the region as a PDK blessed resistor might be the path to clean reports.
 
Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…