IIR filter design in verilog

Status
Not open for further replies.

zain5

Newbie level 1
Joined
Jan 31, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
6
Hi.I am implementing a Low power IIR filter in verilog,I have to discard the extra bits that comes at the output due to feedback.when the extra bits are discarded filter characteristics will some how get changed?give me any suggestion about specifications so that my filter response is stable and not very much affected
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…