kappa_am
Full Member level 6
- Joined
- Jul 16, 2012
- Messages
- 331
- Helped
- 19
- Reputation
- 38
- Reaction score
- 19
- Trophy points
- 1,298
- Location
- Vancouver
- Activity points
- 3,859
Usually, a MOSFET will fail short first. This is because excessive heat will, by diffusion, mix the dopants enough to create a good conductor instead of the p-n or n-p barriers that were there originally. Often, the gate oxide will be taken into the diffusion, too, causing a short betweem all three terminals.
Only if the short circuit current after this first mode of failure is high enough to blow the bond wires or the entire transistor, there is an open circuit.
I think that will be near impossible to make a number out of. Because two failed devices (even in same brand, factory and type) will behave different after fail and will reads different resistance between terminals.How can I calculate the amount of energy that cause a semiconductor device falls open circuit?
Thank you
It's a different question, and not certainly wrong, although probably hard to answer.Its the wrong question.
When an IGBT/MOSFET break down short circuit and when it break down open circuit?
Its the wrong question.
All this has already been done by the semiconductor manufacturers.
The right question to ask is:
"How can I design a fault tolerant inverter with multiple layers of protection that will keep my switching devices well within the manufacturers published limits".
If you do that, you stand a fair chance of success.
Not a guarantee of absolute certainty, but the odds will be with you.
definitely, the amount of energy that cause OC failure depends on area of semiconductor, its resistance, type of heatsink, semiconductor technology. is there another factor?However, if you can assume that most of the energy goes into the transistor chip (which happens under certain conditions), then an energy amount that vaporizes the chip completely will very likely result in open circuit failure.
I am not talking about protection; I am designing a multilevel inverter with fault tolerance capability. It means it can provide desired output, while a few of its switches are destroyed. It is ok. Just to Simplify the control, I just want know with determined what switch level of DC voltage cause switch falls O.S. Is there any method that give a rough estimation or a relation to characteristics?Yes, really the only way to design fault tolerant inverters is to have fuses in the drain/collector of the devices...
I doubt if you will ever realize that redundancy in practice.I am not talking about protection; I am designing a multilevel inverter with fault tolerance capability. It means it can provide desired output, while a few of its switches are destroyed.
You are talking about protection, as, if one device fails (say you have 4 devices in parallel, and 4 or six sets of these in your inverter) you need to isolate the failed device in a group in order for the inverter to carry on, a fuse in the collector is commonly used to do this and provide fault tolerance for the power switches...
If they are in series, how does failing open circuit help ?The switches are not parallel, in a multilevel structure switches are series.
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?