sun_ray
Advanced Member level 3
- Joined
- Oct 3, 2011
- Messages
- 772
- Helped
- 5
- Reputation
- 10
- Reaction score
- 5
- Trophy points
- 1,298
- Activity points
- 6,828
Are these following events allowed in if-else
in Verilog? If not please provide the reason.
If (posedge clk)
q<= d;
Regards
in Verilog? If not please provide the reason.
If (posedge clk)
q<= d;
Regards