Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Icarus Verilog SDF file

Status
Not open for further replies.
N

NikosTS

Advanced Member level 4
Full Member level 1
Joined
Jan 30, 2017
Messages
119
Helped
1
Reputation
2
Reaction score
2
Trophy points
18
Activity points
1,054
Hello,
I am trying to back-annotate delays using $sdf_annotate file in Icarus Verilog . The simulation completes with a few warnings but when i view the waveforms , no delays are prepesent.
Anyone had any luck in the past with this tool and back-annotation?

Thank you
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top