Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

I have a question about the linearity of the MOSFET's state.

Status
Not open for further replies.
B

boramm

Newbie
Newbie level 3
Joined
Sep 21, 2020
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
34
I would like to compare the linearity when the TR switch is in the ON/OFF state of the nMosfet of the conventional tsmc cmos process as follows. At this time, in general, when on-state and off-state, in which state would linearity be better?

Is this something that can only be learned through simulation?

캡처.JPG
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top