Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Hyperlynx simulation learning using LVDS

Status
Not open for further replies.

kudjung

Member level 4
Member level 4
Joined
Jan 17, 2003
Messages
77
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
734
Dear All,

I'm learning to use Hyperlynx and trying to simulate a simple freeform schematic using SN65LVDS1/2, LVDS driver/receiver.

For some reason, common mode voltage of the LVDS output doesn't seem to be correct. Single end voltage at pin 3 and 4 is only around 400 mVolts instead of 1.2 Volts. Anyone know whether anything I did incorrectly in the schematic. I've attached the schematic and waveform of single-ende and differential output of U2 below.

Thanks in advance for any help.
 

Attachments

  • LVDS_Clock.jpg
    LVDS_Clock.jpg
    230.8 KB · Views: 169
  • LVDS_Clock_waveform.jpg
    LVDS_Clock_waveform.jpg
    334.5 KB · Views: 212

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top