Hwo to design PLL process.

Status
Not open for further replies.
O

option318

Newbie level 5
Newbie level 5
Joined
Aug 3, 2007
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,330
pll process simulation

Hi, i want to design PLL system.but hwo to design process？
some "Kvco gain"."Kpfd gain"."Phase margin"."Gain margin" or else.
can you tell me. thanks.
 

hwo to design charge pump for pll

you'd better set up a behavioral model for the PLL. It will help you understand the system. and you can get the spec of Kvco, phase margin from that.
 

you'd better set up a behavioral model for the PLL. It will help you understand the system. and you can get the spec of Kvco, phase margin from that.
 

are the behavioral model the same?

if not ,why?
 

option318 said:
Hi, i want to design PLL system.but hwo to design process？
some "Kvco gain"."Kpfd gain"."Phase margin"."Gain margin" or else.
can you tell me. thanks.
Click to expand...

1. Design the VCO to determine the Kvco.
2. Matlab behavior simulation for open loop and close loop simulation to determine
charge pump current and C1 C2 R
3. Design PFD Charge pump Counter and so on according to your matlab
parameters
4. SPICE simulation.
 

option318 said:
Hi, i want to design PLL system.but hwo to design process？
some "Kvco gain"."Kpfd gain"."Phase margin"."Gain margin" or else.
can you tell me. thanks.
Click to expand...

Firstly, design a VCO and confirm it SPEC including Kvco, center frequency, and tuning range and corrent.
Secondly, confirm the reference frequency used in PLL, then design PFD and CP.
Thirdly, design a suitalbe loop filter. which inlcude phase margin, and bandwidth and lock time etc.
 

Status
Not open for further replies.

Similar threads