babaduredi
Member level 1
- Joined
- Apr 28, 2011
- Messages
- 39
- Helped
- 9
- Reputation
- 18
- Reaction score
- 9
- Trophy points
- 1,288
- Location
- Bangalore
- Activity points
- 1,543
Hi,
We have two scenarios:
module dff_blocking(d, clk, q)
input d,clk;
output q;
reg q,q1;
always@(posedge clk)
begin
q=d;
q1=q;
end
endmodule
and another one with non-blocking
module dff_nonblocking(d, clk, q)
input d,clk;
output q;
reg q,q1;
always@(posedge clk)
begin
q<=d;
q1<=q;
end
endmodule
How will the hardware look like in both cases post synthesis? second one looks simple but i don't have idea for first one.
We have two scenarios:
module dff_blocking(d, clk, q)
input d,clk;
output q;
reg q,q1;
always@(posedge clk)
begin
q=d;
q1=q;
end
endmodule
and another one with non-blocking
module dff_nonblocking(d, clk, q)
input d,clk;
output q;
reg q,q1;
always@(posedge clk)
begin
q<=d;
q1<=q;
end
endmodule
How will the hardware look like in both cases post synthesis? second one looks simple but i don't have idea for first one.