Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How will PCB design field in After 5 years ??

Status
Not open for further replies.

kabaleevisu

Advanced Member level 2
Advanced Member level 2
Joined
Apr 14, 2010
Messages
616
Helped
85
Reputation
170
Reaction score
81
Trophy points
1,308
Location
Chennai,India
Activity points
4,512
Hi dude,
Please explain about how will be PCB design field.Because right now System on Chip came to the Market which will affect the PCB design Field right ??
 

Hi
Thanks for Both.Right now Density of board will be reduce once SOC come to the PCB Right ??that time no need for More PCB designer Right ??.Nowaday people working for Density of High speed but SOC will be reduce work for PCB designer ??
 

Think about it...
I have been doing PCBs design for over 30 years, during that time component packaging has shrunk greatly, has this made my life easier... NO, now I have to cram more signals on a board, more layers, smaller devices and pin pitches to navigate round, signal integrity worries, EMC concerns, thermal management issues, assembly thoughts, problems with testing and test point density and ever decreasing design times... Oh and more project managers these days than actual productive people on a project...
So going on past experience... No its going to get worse.
 

Right now Density of board will be reduce once SOC come to the PCB Right ??
Wild guesses, but completely unlikely.

We have experienced more complex chips and often reduction of system package count in many applications, e.g. computer boards or electronic home appliances. Did you ever see a reduction of board density? Instead the progress in chip complexity has been used for higher performance and form factor reduction. The remaining interchip connections and external interfaces are operating with increased speed.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top