Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How VDS is calculated for stacked MOS transistors?

Status
Not open for further replies.

Blackuni

Full Member level 4
Full Member level 4
Joined
Apr 12, 2007
Messages
214
Helped
26
Reputation
52
Reaction score
1
Trophy points
1,298
Activity points
2,512
Hi all,

How VDS is calculated for stacked MOS transistors??

Thanks,
 

Re: VDS

Hi,

any idea??


thanks,
 

VDS

can u plz expain ur question?
 

Re: VDS

Hi,

thanks,

If u stack 3 transistors. How the drain and source voltage of the middle transistor is arrived..

If u do .op analysis in hspice it will print vds value for each transistor. How this value is obtained.

Thanks,
 

VDS

It depends on Vgs and Vdd. It is realized by Newton-R iteration algorithm
 

Re: VDS

With a stacked MOS transistors you must take care only to the fact that all transistors must be in saturation (for example if they are used like a current mirror).

For example for a Nmos structure:
Start with the one from bellow. The one that is connected directly to GND.
Choose L,W,Vds (base on the noise/matching/current). After that go to the other transistor.
Choose again the L, W and Vds. From equation you will obtain the gate voltage. Because usualy the bulk of the second transistor is connected to the same bulk of the first transistor you will notice that Vds is different for the same size.
And repeate the same procedure for the 3rd transistor.

Some remarks:
If this structure is a curent mirror you should set the noise/matching with 1st transistor. The other transistor that is on top of that is used just for Rout increase by aprox (1+gm2*Ro2). So for the second transistor you can use a bigger W/L ratio. This will improve your output voltage range.
 

    Blackuni

    Points: 2
    Helpful Answer Positive Rating
Re: VDS

Hi SwordFish

Thanks a lot for your inputs.

Is there a equation to show relation between VDS and dimension of a MOS(W & L)

Thanks,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top