Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I never did STA .. but I have read in documents... that the synthesis script can be converted to primetime script by using dc-transcript command .. You only need to slightly modify the converted script..
The scripts are very similar to DC scripts, but PrimeTime only support TCL.
You can use your synthesis constraint to constraint the chip in STA, then
set the analysis type (such as single, bc_wc or on chip variation), configure the chip into specific mode (use set_case_analysis), then report out the timing & etc.
For post-route STA, you need to read in SPEF also.
Give you a example for post-layout STA script :
1. set enviroment variable
2. read db file of related libraries
3. set library type,set_min_lib
4.read netlist of design
5.set_operating_conditions
6.read sdf file
7.timing constrain
8.generate reports
thanks
hi,read synopsys sold documents "starting and Using Primetime ,analysis flow in primetime "page 2-23 ,it have a standard analysis flow,do it as step by step,
remember
set timing_remove_clock_reconvergence_pessimism true
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
