How to use Verilog to describe a Vsource in IC5.0?

Status
Not open for further replies.

copoler

Member level 1
Joined
Mar 17, 2005
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,527
how can I use verilog to discribe a Vsource in IC5.0?
Thank u!
 

use verilog in IC5.0

you may use the vi , the textedit or the other editor edit your verilog source.
 

Re: use verilog in IC5.0

I don't know what envirment i should use,if it's analog artist,how can i add a instance described by verilog?
 

Re: use verilog in IC5.0

You cad add symbol of cell that should have behavioral or functional view. Usually it is just veilog code in text format.
But anyway you cannot simulate it without LDV package. IC package doesn't include Verilog simulator
 

Re: use verilog in IC5.0

The situation is that there is LDV installed,but what should i do to use it in IC?
And if i create a cell view of verilog code,which 'view name' and 'tool' should be chosen?Thank u!
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…