Non AMP

How to use EDIF for Xillinx Webpack ISE

Thread starter kamejoko80
Start date Nov 20, 2004

Status: Not open for further replies.

Nov 20, 2004

#1

kamejoko80

Member level 3

Hi all, I don't know how to use EDIF (generated from Celoxica SDK2) to target the Xinlinx's devices
Help me, please!

Nov 21, 2004

#2

Z

zcq

Advanced Member level 4

You have to generate the edif file specific for a xilinx's device before you can implement it .

Status: Not open for further replies.

Similar threads

E
Which simulator should I use for verilog?
- Started by electronicslab
- Oct 26, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
A
[SOLVED] How to test FPGA before soldering it?
- Started by aminpix
- Jul 19, 2024
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which software is used today for logic synthesis? Any recommendation?
- Started by electronicslab
- Oct 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
M
How to instantiate another vhd file inside testbench, where the testbench is used for opening files
- Started by metamisers
- Jan 6, 2024
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
D
How to retrieve data on equipment running ISP LSI 1048E
- Started by Ducatidragon916
- Jul 18, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design