How to use *.abs files for AFT16V8B?

Thread starter msmax
Start date Oct 22, 2004

Status: Not open for further replies.

Oct 22, 2004

msmax

Full Member level 1

How to use *.abs file?

I'm not very familiar with PLD's.

I have received an *.abs file which is supposed to be loaded in a AFT16V8B.
Till so far I have figured out that this is a file used for simulation purposes generated by the compiler.

So, I would like to:
- convert this to readable source code
- convert to file format which can be downloaded into the AFT16V8B

How to proceed?
Any home build programmer info available for the AFT16V8B device?

Thanks for your help in this.

Msmax

Status: Not open for further replies.

Similar threads

E
Which simulator should I use for verilog?
- Started by electronicslab
- Oct 26, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
M
How to instantiate another vhd file inside testbench, where the testbench is used for opening files
- Started by metamisers
- Jan 6, 2024
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
G
VHDL abs() function speed
- Started by gahelton
- Nov 17, 2023
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
A
[SOLVED] How to test FPGA before soldering it?
- Started by aminpix
- Jul 19, 2024
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which software is used today for logic synthesis? Any recommendation?
- Started by electronicslab
- Oct 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design

How to use *.abs files for AFT16V8B?

msmax

Full Member level 1

Similar threads

Privacy & Transparency

Privacy & Transparency