Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to translate addressing from Verilog to VHDL

Status
Not open for further replies.

mateushh

Newbie level 4
Newbie level 4
Joined
Aug 12, 2004
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
40
The Verilog code looks like that:




// Create an "enable" signal for our LED logic that selects the
//address within the GBA cartridge address space for our LED
//register. Here we have chosen 0xffe200. Take this value, multiply
//by 2 and add 0x8000000 to get the actual address used by the
//GBA software (0x9ffc400).
assign LEDEn = Addr[23:8]==16'hffe2;




The comments above explain what it is.

When I used the X-HDL translator, the output code looked like that:




LEDEn <= to_bit(Addr(23 DOWNTO 8) = "1111111111100010") ;





And the Xilinx ISE displayed an error:

ERROR:HDLParsers:3312 - c:/xilinx/moje_projekty/redgreenvhdl/../../../!!proba/proba3/RedGreen1.vhd Line 117. Undefined symbol 'to_bit'.


Have you got any ideas??
 

The to_bit function Converts a std_ulogic or std_logic value to the built-in VHDL bit type.
It is included in The std_logic_1164 library.
Make sure that this library is defined in your code.
Note that it is better to use all signals in your design with std_logic type. If you do this, there is no need to use such conversion function.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top