How to transform VHDL code to Spice netlist?

Status
Not open for further replies.
Re: VHDL to Spice

what level of VHDL? In general, the answer is No.
 

Re: VHDL to Spice

Usually you need a synthesis tool to go from HDL to EDIF. EDIF + cell library can be automatically layed out and extracted as a spice netlist.
 

Re: VHDL to Spice

To make a spice netlist, you need at least spice netlist for all your digital library cells. Then, you need a gate level netlist.
Then, you may expect to produce a spice netlist.

Then, some ways :
- produce a CDL netlist (spice compatible ... some text processing may be needed), Cadence can probably do it
- Nassda has a tools called v2s to transfer verilog to spice, so you may first have to transfer from vhdl gate netlist to verilog gate netlist
- write your own perl script
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…