Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to sync the master and slave in SPI configuration.

Status
Not open for further replies.
S

Siddft

Junior Member level 2
Joined
Oct 19, 2012
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Activity points
1,432
Hello all,

I am doing project on PIC.

I am trying to communicating b/w 18F4550(Master) and 18F4520(Slave). Communication is happening but the data is not correct at the slave side(data slippage).
(Clock,data coming from master).

How to avoid this data slippage.


Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top