Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to solve the overshoot problem in IC design?

Status
Not open for further replies.

philipwang

Advanced Member level 4
Full Member level 1
Joined
Mar 30, 2005
Messages
102
Helped
13
Reputation
26
Reaction score
2
Trophy points
1,298
Location
Sz China
Activity points
2,161
Hi, all,

We usually meets overshoot problem in ic design, genarally speak how many means can we adopte to solve this problem? Please not hesitate to give your comment. :D

Bg,
 

Re: overshoot problem

Some of the known ways are following...

1. Taking rise time / fall time into account.

2. Size of the switch which leads to the node caps

3. differential scheme, not to avoid the nature, but to cancell out

4. Also, some times after layout the paracitics of the nodes help to improve this one

Sanjoy
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top