Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: how to simulate the Q value of on-chip inductor using sp
The foundry should have inductors of a useful range already characterized in its library for use. For example, the SiGe process by IBM comes with inductors ranging from 0.6nH to 15.8nH.
If not, just layout the turns and count the number of squares of metal used and use that resistance in your sim. Of course, use top metal to mimize the dielectric loss of oxide and substrate.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.